• Designed a 2*8 bit adder using VHDL on the Cyclone 10 FPGA using 1 button for the input.
  • Developed a testbench for the same using VHDL.
  • Compiled and simulated the code using ModelSim.
November 2021